


8-Bit Function


1. Slice Logic

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	2	0	53200	<0.01
LUT as Logic	2	0	53200	<0.01
LUT as Memory	0	0	17400	0.00
Slice Registers	1	0	106400	<0.01
Register as Flip Flop	1	0	106400	<0.01
Register as Latch	0	0	106400	0.00
F7 Muxes	0	0	26600	0.00
F8 Muxes	0	0	13300	0.00

Synthesis analysis schematic:



RTL Analysis schematic:



Look Up Tables:

Cell Properties

y_i_2

I3	I2	I1	I0	O=I0 & I1 + I2 & !I3 + !I2 & I3
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

LUT4

Cell Properties

y_OBUF[0]_inst_i_1

I4	I3	I2	I1	I0	O=I4 + I2 & I3 + I0 & !I1 & !I4 + !I0 & I1 & !I4
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	1
0	0	0	1	1	0
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	0	1	1
0	1	0	1	0	1
0	1	0	1	1	0
0	1	1	0	0	1
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	0	0	1	1
1	0	0	1	0	1
1	0	0	1	1	1
1	0	1	0	0	1
1	0	1	0	1	1
1	0	1	1	0	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	0	0	1	1
1	1	0	1	0	1
1	1	0	1	1	1
1	1	1	0	0	1
1	1	1	0	1	1
1	1	1	1	0	1
1	1	1	1	1	1

LUT5